Design and Implementation of Efficient Systolic Array Architecture